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Arbitrated address event representation digital image sensor
Abstract
80×60 (1/8 VGA) address event imager in 0.6 μm CMOS converts light intensity into a one-bit code (a
spike). The read-out of each spike is initiated by the pixel. The dynamic range is 200 dB for a pixel and 120 dB
for the array. It uses 3.4 mW at a spike rate of 200 kHz. It is capable of 8.3 k effective frames/s.
Comments
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6.3 Arbitrated Address Event Representation Digital imaging a typical indwr scene, the analog power consumption 
drops to below 1ObW. Image Sensor 
The circuits fnr generating the pixel request and receiving an 
aeknawledgdreset are also shown in Figure 6.3.3. When the eam- 
paratar is triggered, a row request, -p. is generaled. The mw arbi- 
trator picks one active row. The selected row is copied into a buffer 
Sitting abave the array, The li indicates which pixel in the 
row has issued a reauest. This buffer orovides a vixel access soced- 
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An 80x60 (118 VGA) fully-arbitrated address event representa- 
tion (AER) imager in a 0.6pm CMOS process converts light 
intensity into a one-bit code (a spike). The value of the intensity 
is inversely proportional to the inter-spike interval. The read-out 
of each spike is initiated by the pixel; each pixel requests access 
to  the output bus, and its address (x, y locations) appean at the 
output after arbitration I l l .  Therefore, the available output 
bandwidth is allocated according to a pixel demand. This read- 
out method favors brighter pixels, minimizes power eonsumption 
by remaining dormant until data is available and supports col- 
umn-parallel read-out. I n  contrast, a serially-scanned array allo- 
cates equal portion of the bandwidth to all pixels independent of 
activity and continuously dissipates power because the scanner 
is always active. Representing intensity in the temporal domain 
allows each pixel to have a large dynamic range 121, 131. The mea- 
sured dynamic rangc for an individual pixel is 200dB (0.008Hz - 
40MHz). Similarly, under uniform illumination, the array has a 
dynamic range of 120dB (40Hz ~ 40MHz). Figure 6.3.1 summa- 
rizes the characteristics of the array. Thc power consumption is 
3.4mW in uniform indoor light (0.lmWIcm'l and praduccs a 
mean event rate of 2001rHz (41.7 effective fps). Capable of6.3k 
effective fps, this imager is one of the largest dynamic range 131, 
lowest power 141 and fastest 151 in the literature. 
Operation of the imager is divided into three parts. First the 
light is integrated and converted into a lh  pixel request signal, 
next the row and column arbitration trees select which pixel to 
output and finally the pixel address is encaded and the pixel is 
acknowledged and reset. 
Because of the outputdn-demand nature of the imager, the inte- 
gration, read-out and reset cycle is cxecuted asynchronously. The 
read-out sequence queues and outputs spikes occur according to 
a Poisson process, because the pixels act independently. 
Consequently, the probability of an address from a certain reem 
is proportional to the light intensity in that ncighborhoad. This 
is the first reported example of a probabilistic active pixel sensor 
(AI'S), where the output activity reflects the statistics of the 
scene. Figure 6.3.2 shows an example of the distribution of 
events for a typical lab scene. 
The pixel is modeled after an APS, but also includes additional 
asynchronous address-event circuitry. Figure 6.3.3 shows the 
schematic afthe pixel. Photons eallected by an n~type photodiode 
are integrated on a O.lpF capacitor, to give a slew-rate of 
0.lVlms in typical indoor light (0.lmWIcm'). Because the slew- 
rate can be in low light, the comparator far gcnerating the pixel 
request signal must have a fast switch time with low power eon- 
sumptian. Using an inverter with positive feedback (Figure 
6.3.4), results in 3ns switch time using only 0.064pJ (simulated). 
A typical inverter of similar size and speed uses about 0.18p.J 
The majority of the pixel power consumption occurs during reset. 
To reduce reset power, the integration capacitor is disconnected 
fmm the comparator when a request is generated. The capacitor 
is then reset from 4Vdd ~ Vtp) to Vdd instead of Gnd to Vdd. 
During reset, 3.88pJ (simulated) is used. The array, including 
the comparator, dissipates 10OuW a t  Vdd-analog = 2.758 run- 
ning a t  ZOOkHz in uniform room light (-O.lmW/cm'). When 
up and improved parallelism hy realizing a pipelined read-out 
scheme. Once copied, the entire row is acknowledgdreset (signal 
d. the row address is generated by a ROM, and photon integration 
starts anew. Column arbitration is performed on the buffered row. 
The arbitration tree selects the active elements in the buffer, mm- 
putes and outputs their addresses before clearing the buffer. A new 
active row is obtained when the buffer is clear. Performing mlumn 
arbitration an the buffercd row also improves readaut speed by 
eliminating the large capacitance associated with the mlumn lines 
that is encountered when arbitration is done within the array. 
Figure 6.3.4 shows the architecture of the row and column arbi- 
tration circuits. 
The entire imager, analog and digital pa&, cnnsumes 3.4mW at 
Vdd-digital = 2.9V in O.lmW/cm' light (0.2MHz). The relation- 
ship between evcnt (output) frequency and power consumption is 
given by P[mW = 1.7F[MHzI+3.1 (empirical CUNC fit), where F 
is the event frequency. The static dissipation is produced by the 
pseudo-CMOS logic used in this design. At full speed (40MHz). 
and maximum array dynamic range (6 decades), the power con- 
sumption is 71mW. Normal operation produces events a t  a may- 
imum of 4MHq for a dynamic range of 5 decades, while consum- 
ing lOmW A full VGA with 3 decades of dynamic range operates 
a t  2.46MHz and consumes only 7.3mW. Figure 6.3.5 shows haw 
the output rate pcr pixel, dynamic rangc, power and array size 
scale. 
Imaging with this chip requircs a specialized digital frame g rah~  
ber, composed of B high-resolution timer (-24b) and a large 
frame buffer (-15MB for VGA). The timer indexes each event 
and compares it with the last time an event a t  that pixel was 
recorded. The differcnce is inversely proportional to the light 
intensity. The huffer must hold the latest pixel time index and 
the intensity value. Figure 6.3.6 shows example images recorded 
with the array. Note that features in the shadows can be seen 
using a log plot. 
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Figure 6.3.3: Pixel schematic. 
Figure 6.3.2: Poison distribution 01 events. Inter-spike interval (M I )  and variation 
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Figure 6.3.4: Row and column arbitration architecture. 
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Figure 6.3.5: Scaling properties of the array. Power is computed lor a fixed dynamic 
: range. Figure 6.3.6: Example images. Linear intensity (len) and logarithmic (right) scales. 1 .~. 
